|
|
发表于 2009-7-16 05:26:23
|
显示全部楼层
本帖最后由 celeron166 于 2009-7-16 05:42 编辑 5 f5 l: I: p& ?
7 c; D2 ?; i& O- C Q) o' h9 @5 y
75# lu58777856 2 ]7 l6 M! w% w" k
GLT5160L16-7TC* g+ {9 {* d) Q3 p# m& X5 K/ h: ~7 z
GLT5160L16 ADVANCED
9 Z8 ?( w( n% y1 b16M (2-Bank x 524288-Word x 16-Bit) Synchronous DRAM 7 F* M7 `7 o$ Y: [2 x
FEATURES: M6 {, ~# _3 O. M8 {
u Single 3.3 V ±0.3 V power supply u Byte control by DQMU and DQML
4 _* ~9 d% }1 k9 {8 O2 D, C* ]u Clock frequency 100 MHz / 125 MHz / 143 MHz/ u Column access - random7 C: u+ X' C+ I* _% H$ V# ^
166 MHz* z* m" R: w `0 l1 C, `
u Auto precharge / All bank precharge controlled by A[10]* {$ T3 G3 S7 E# \
*" q( `8 g* k5 t9 W* u8 U0 U9 c
u Fully synchronous operation referenced to clock rising edge
) w) h$ p% ?% O) x _( ?; M+ ?, Ou Auto refresh and Self refresh9 M) P0 f! f: e2 D' e
*
7 q; H# d+ G7 {# b1 O9 }* P6 Du Dual bank operation controlled by BA (Bank Address)
! `, R* T% n: ]- t2 Ku 4096 refresh cycles / 64 ms
1 L: l6 G( @3 w' i" Ru CAS latency- 2 / 3 (programmable). P7 }3 }* X) T' r
u LVTTL Interface
' \+ u% e/ F' O$ X- \5 ru Burst length- 1 / 2 / 4 / 8 & Full Page (programmable). B& U8 y4 ?4 w8 Q
u 400-mil, 50-Pin Thin Small Outline Package (TSOP II) with
# q2 X' M5 b1 y/ v* Y( I8 [u Burst type- sequential / interleave (programmable) 0.8 mm lead pitch! i! \3 {) ], J* O1 F' ~
u Industrial grade available u 60-Ball, 6.4mmx10.1mm VFBGA package with 0.65mm Ball
9 u& _7 M8 d# B- u& R*/ c6 }. U7 r5 N/ w
pitch & 0.35mm Ball diameter.
/ Y3 L9 r: E. m+ V, ~
2 N0 b3 Y: [* v; [; c这不是16Mbit,2MByte的吗 |
|
粤公网安备44152102000001号 
