|
按1-9都不行& G- a" T1 C i1 W) b4 b1 ^$ f
[05000C07][05000C07]
- V7 T1 L2 Q" M$ v4 pDDR Calibration DQS reg = 00008787
0 B: K8 r; B& @+ H V
V M6 N+ ]2 ~+ S
5 O& U( b8 ?2 E/ \. f, p: jU-Boot 1.1.3 (Jul 25 2018 - 03:19:13)/ w3 N4 d+ t& e% m& U
" t0 W% T' r9 P/ M. ~+ {1 EBoard: Ralink APSoC DRAM: 64 MB
# l$ N: V# [8 \) {+ ]Power on memory test. Memory size= 64 MB...OK!
. P4 o6 { h# x# S$ ]( Hrelocate_code Pointer at: 83fa80000 z+ S0 t4 r! W, u% _$ y- t
RT2880_RSTSTAT_REG 0xc0030000
- P9 q* X4 f- b p***************************; A9 ?7 c1 n4 C( C. l
Board power on Occurred
, D$ S$ V. F7 D( `4 B/ V***************************
) n( n4 l1 a3 a8 I) xflash manufacture id: ef, device id 40 180 j4 J* ~8 Y' L
find flash: W25Q128BV( l2 Z! P/ C2 W$ G
env is right!. F) @' w: l8 r0 s3 }, n9 V
============================================8 S) H9 \6 r2 m5 k
Ralink UBoot Version: 4.3.0.0
6 C. E! j1 p* J8 Z0 X$ T--------------------------------------------" |* l. v" w1 O8 b
ASIC 7628_MP (Port5<->None)
l2 M% p& i( z) g' U& kDRAM component: 512 Mbits DDR, width 16$ k7 G$ M2 U( |, c$ B
DRAM bus: 16 bit
$ _2 `. U9 a. x. e& ^Total memory: 64 MBytes, Q+ B+ \& F: `
Flash component: SPI Flash9 {7 [, P; B& w2 [
Date:Jul 25 2018 Time:03:19:13
2 F. c# `2 L; g' O2 `============================================+ _" d! W ~% n, m9 q3 ~
icache: sets:512, ways:4, linesz:32 ,total:65536' W; F. z2 h( |" }
dcache: sets:256, ways:4, linesz:32 ,total:327685 n" a8 W/ N! J( K
6 \/ C; `+ \; B
##### The CPU freq = 575 MHZ ####
& Z$ o7 W# P! m2 i5 I estimate memory size =64 Mbytes
; ^# q+ }- z- @RESET MT7628 PHY!!!!!!
2 w! O3 d/ p; K8 Y3 fPlease choose the operation:
; p: ^1 w$ {- T+ P: Z 1: Load system code to SDRAM via TFTP.& F# Z3 @. }* C& j/ o
2: Load system code then write to Flash via TFTP.. t* b9 l, w) J, O6 z" O
3: Boot system code via Flash (default).
, ^; b0 T/ ~( b* e+ v( N 4: Entr boot command line interface." c5 Q1 d' ?7 N3 M4 {' H+ W
5: Load common filesystem then write to Flash via TFTP.- U& J/ x6 K. b- x
7: Load system code via web.
$ w! B/ }+ H5 p1 B2 B 9: Load Boot Loader code then write to Flash via TFTP.# r5 m. I5 {4 H: ~
^1 `5 q5 Q* T# m- F7 V
n3: System Boot system code via Flash.
9 _8 w! c1 ], ?+ b2 gBooting System 1: O: U0 |) R. R! ]0 {
Erasing SPI Flash...9 O8 E# x% X( C1 G
raspi_erase: offs:30000 len:10000
! N! o( X3 L- ^- `" S$ l7 P.( S) D0 V* Q& L5 V& d
Writing to SPI Flash.../ O+ U5 ^# z' Q8 g
.
2 w! C1 b. D# L: r5 F. C Fdone! y. S& c, ]* x
## Booting image at bc180000 ...
! C( o9 C2 P2 p$ ^( ~5 c Image Name: MIPS OpenWrt Linux-3.10.144 V1 U5 f( Y1 X" ^
Image Type: MIPS Linux Kernel Image (lzma compressed)6 Y( w9 O8 }/ k
Data Size: 1425851 Bytes = 1.4 MB
* O2 D% a. P6 ?' H' b* x Load Address: 800000009 ^$ e8 ]* e+ @; m* n
Entry Point: 800000006 G8 n! j& b" e/ ~
Verifying Checksum ... OK) g, \: A! }; s" N
Uncompressing Kernel Image ... OK% r- W( E6 ]* x! `) J, R
commandline uart_en=0 factory_mode=0 mem=64m root=/dev/mtdblock99 n% `+ J- \- ?/ F5 a, w( k6 c, g( A
No initrd
) W1 Y" j/ Q# u## Transferring control to Linux (at address 80000000) ...) K. Q9 Y7 r: [+ X }! c9 N5 Z
## Giving linux memsize in MB, 64! d6 l( B0 i* O) w' x; h; |6 Q( c
o" Z( @5 x% t( U) r
Starting kernel ...: [ b% J n8 C5 `+ b* q% C$ f
7 q7 ^" M9 Z9 |- c5 r
: z. ]# K! a6 L* c/ ~LINUX started..." w& G/ J6 V! R/ f8 I- R$ I6 S0 _8 J) B
4 Y7 ?2 y+ V+ q
THIS IS ASIC
8 w% p/ z: ~ i[ 0.000000] Initializing cgroup subsys cpuset7 z5 m+ C, k. q& ]0 o
[ 0.000000] Initializing cgroup subsys cpu
& |& ~% o$ f, E( i% A" }! E0 M[ 0.000000] Linux version 3.10.14 (jenkins@dea8cc7a4bde) (gcc version 4.6.3 20120201 (prerelease) (Linaro GCC 4.6-2012.02) ) #1 MiWiFi-R3A-2.18.40 Thu Nov 1 11:25:58 UTC 2018! _/ S9 J( _; [& E O: \6 h" v1 t+ p9 T
[ 0.000000]
" ~) b9 O$ m" _; I! b |
|